

# From Walking to Running

Andrew Wright



[Andrew.wright@efabless.com](mailto:Andrew.wright@efabless.com)

SVP R&D and New Product Introduction

**efabless**.com

Birds of a Feather DAC 2024

# Caravel Open Source SoC Platform



VexRISCV OpenRAM  
OpenROAD OpenLane

<https://github.com/efabless/caravel>

- github/workflows
- .travisCI
- def
- docs
- gds
- irsim
- lef
- lvs
- macros
- mag
- maglef
- ngspice
- oas
- openlane
- qflow
- scripts
- signoff
- spif
- spi/lvs
- utils
- verilog
- xyce


Uniform Open Source File Structure to ease reuse & modifications

# OPEN SOURCE DESIGN FLOWS, PDK & IP

DESIGN STEP	Qflow	CloudV SoC	OpenLane
System Design	N/A	CloudV	CloudV
RTL Lint	Verilator	Verilator	Verilator
RTL Simulation	iverilog	iverilog	iverilog
Logic Synthesis	Yosys	Yosys	Yosys
DFT Scan Insertion	none	none	Fault
DFT ATPG	none	none	Fault
Formal Verification	none	none	none
Placement	graywolf	graywolf	OpenROAD
Routing	grouter	grouter	OpenROAD
CTS	Qflow	Qflow	TritonCTS
Dynamic EMIR	none	none	none
Extraction	Magic	Magic	Magic
Timing Analysis	Vesta	Vesta	OpenSTA
Floorplanning	Magic	efabless	OpenROAD
Top-Level Placement	Magic	efabless	ReliAce
Top-Level Routing	Magic	Magic	OpenROAD
LVS	Netgen	Netgen	Netgen
DRC	Magic	Magic	Magic
GDS	Magic	Magic	Magic
SoC	Raven	Raptor	StriVe


- SoC Editor
- RTL Simulation
- Synthesis
- GL Simulation

OpenROAD



OpenLane




- Schematic Capture
- SPICE Simulation
- Mixed-Mode Simulation
- Parasitic Extraction
- Physical Verification



# One Size Fits All




LOW COMPLEXITY

IP Development  
Digital & low frequency analog  
Enabling larger designer base



HIGH COMPLEXITY


IP Development  
Complete Custom ASIC  
Analog & Digital  
Expert designer base



# OpenLane DIGITAL COMPILER-LIKE RTL2GDS

Automate code-to-chip like a **GNU software compiler** - with trade-offs in area and performance.

It opens the door for software developers to generate hardware That's at least a **100x** more potential designers!



# Shuttle Schedule

---

	CI 2404	CI 2406	CI 2409	CI 2411
<b>Engineer Samples</b>	100 QFN	100 QFN	100 QFN	100 QFN
<b>Evaluation Boards</b>	✓	✓	✓	✓
<b>Submission Deadline</b>	Apr 24, 2024	Jun 3, 2024	Sep 16, 2024	Nov 11, 2024
<b>Delivery*</b>	Sep 2024	Nov 2024	Feb 2025	Apr 2025
<b>Bare Die Option</b>	✓	✓	✓	✓
<b>Reram Support</b>	✓		✓	

# Production Volume

chiplgnite provides an easy path from prototyping to low, medium and high volume production. The solution allows customers to share masks and fabrication costs with others, making low volume production more affordable.

	Prototype Volume	Production Eval	Low Volume	Medium Volume	High Volume
<b>Number of Parts</b>	100	1000	10,000	100,000	1,000,000 +
<b>Maskset</b>	Shared	Shared	Shared	Shared	Dedicated
<b># Wafers</b>	< 12	12	50 - 100	200 - 400	1000+
<b>Packaging</b>	64L QFN, Bare Die	64L QFN, Bare Die	8, 16, 32, 64L QFN/SOIC, Bare Die	8, 16, 32, 64L QFN/SOIC, Bare Die	Fully custom
<b>Production Test</b>	--	--	✓	✓	✓

# IP Marketplace


Efabless marketplace is a one stop shop for digital, analog and analog mixed signal IPs, developed by Efabless and the community.

Available IPs on the Marketplace		
Digital	Analog	
4KByte Commercial SRAM	Ultra low-power comparator	HGBW Operational amplifier
16KByte Commercial SRAM	Instrumentation amplifier	Over-voltage detector
32KByte Commercial SRAM	LP Operational amplifier	Brown-out detector
GPIO peripheral	Comparator	Temperature sensor
32-bit timer and PWM generator	1.8v Precision bandgap	Low-speed XO
Quad SPI Flash memory controller	Low-power 1.8v LDO	High-speed XO
DFFRAM512x32	Current reference bias generator	Programmable PLL
DFFRAM256x32	16-bit capacitive DAC	Programmable Sallen-Key filter
DFFRAM128x32	12-bit resistive DAC	Bandgap-referenced Power-on-Reset
UART	8-bit Rheostat	16-bit SAR ADC 1MSPS
I2S receiver	12-bit IDAC	
I2C master controller		
SPI master controller		

# Getting started with Cace

Automate anything that you will do more than twice

- Circuit Automatic Characterization Engine
- Using CACE saved time
- CACE increased probability of success
- CACE is actively supported
- CACE is both FREE and Open
- CACE supports CI
- <https://github.com/efabless/cace>



The screenshot shows the CACE software interface. At the top, it displays 'CACE Datasheet: ota-St.yaml' and 'cace/ota-St.yaml'. Below this, a table lists various parameters and their test results. The table has columns for Parameter, Testbench, Min, Typ, Max, Status, and Simulate All. The parameters listed are AO, UGF, PM, Area estimate, Invalid device check, and DRC errors. The AO parameter shows a value of 58.84 V/V, which is within the target range of 50 V/V to 99.99 V/V. The PM parameter shows a value of 87.01°, which is within the target range of 60° to 87.77°. The Area estimate parameter shows a value of 184 μm², which is within the target range of 600 μm². The Invalid device check and DRC errors parameters show 0, indicating no issues.

Parameter	Testbench	Min	Typ	Max	Status	Simulate All	
AO	ota-St_tb.spice	50 V/V	58.84 V/V	(no target) 91.98 V/V	(no limit) 99.99 V/V	pass	Simulate
UGF	ota-St_tb.spice	1e6 Hz	(no target)	(no limit)	(not checked)	Simulate	
PM	ota-St_tb.spice	60 °	87.01 °	(no target) 87.28 °	(no limit) 87.77 °	pass	Simulate
Area estimate	cace_area	(no limit)	(no target)	600 μm²	184 μm²	pass	Check
Invalid device check	cace_inv	(no limit)	(no target)	0	(not checked)	Check	
DRC errors	cace_drc	(no limit)	(no target)	0	(N/A)	Check	



Below the table, there is a log window showing the following information:

```
[16:23:29] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_21.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_22.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_23.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_24.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_25.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_26.log' - simulation.job.py:343
[16:23:30] INFO Parameter PM: Logging to 'runs/RUN_2024-06-16_16-23-03/parameters/PM/PM_27.log' - simulation.job.py:343
[16:23:31] INFO Simulation of AO has completed.
cace_gui.py:430
[16:23:31] INFO Parameter AO: Completed
parameter.py:135
[16:23:35] INFO Simulation of PM has completed.
cace_gui.py:430
[16:23:35] INFO Parameter PM: Completed
parameter.py:135
```



# Running with Analog:

- 38-64 GPIO, 0-16 OVT IO,
- SIO with analog for differential IO.
- 4x the power for the IO ring SSO.
- Full 50Mbps/s throughput.
- Analog mux IO useable




- 64 user/mgmt GPIO
- 8 mgmt GPIO
- 2 SIO pads
- 2 analog pads
- 16 GPIO are OVT
- 4 XO pads
- 8 1.8V supply pins
- 8 1.8V ground pins
- 9 3.3V supply pins
- 9 3.3V ground pins
- 6 analog 3.3V pins
- 6 analog ground pins



# Running with IO and Analog

- 20X the included analog IP
- ~30x the available analog IP
- 2 oscillators
- 2 crystal connections
- Analog SOC architecture



NOTES:

1. The biasing network is not depicted. ibiasgen takes input from the bandgap and distributes currents to all blocks requiring them.
2. All names should match the names used in the verilog, schematic, and layout of the cheetah\_v3 analog block and subcircuits.
3. There are direct connections from pads on gpio3 and gpio4 (16 total) to the user project area that are not depicted.
4. There are two outputs from ibiasgen (50nA and 100nA) routed to the user project area that are not depicted.
5. The switches shown between each GPIO and SIO pad and amuxbusA and amuxbusB are part of the pad cell, not the analog subsystem.

# Getting started with Digital IP

## OS Digital and Systems IP:

- 5X the available digital peripherals

- 4X higher Flash IF bandwidth

- >100X higher CPU throughput with Cache optimization

- Embedded accelerators included

- Coming Soon: 2D convolution and CNN accelerator

## Commercial:

- Commercial SRAM in Q2 24

- Commercial OTP prototype tapeout in Q3,

- Commercial Flash in Q4

- Coming Soon: Custom ML model flow and ML accelerators.

## Other Templates:

- Caravel/4

# Beginning to Fly:

How can the community help:

Our immediate needs to increase traction and fund continueing operations:

Efficient compute parallelism on all job types (Sims, Verification, Extraction, DRC).

We are floating the compute and as designs get more complex it is getting expensive. We need both efficiency and parallelism.)

Flow: UVM enhancements, UPF completion, Clock tree enhancements, IR Drop, Advanced DFT

Analog IP: Standardized Repo structure adoption. 16b 1MSPS ADC, Advanced 2<sup>nd</sup> and 3<sup>rd</sup> order programmable Filter Functions.

Digital IP: Advanced motor control, 32bit MCU peripherals , Programmable DSP block, Improved eFPGA, Accelerators.


Memories: RAM and DP RAM macros.

EcoSystem: Security Solution, Cloud Stack, Radio SIP suggestions

IDE standardization: Getting users to the benchmark flows quickly with all the tools for Analog, MS and OL/OR.

# chipIgnite Empowering Innovation in IC Design

- Innovative Design Platform
- Cost-Effective Solution
- Rapid Development Cycle
- Flexible and User-Defined
- Robust Community Support
- Enhanced Supply Chain Resilience



# Running with:

---

chip<sup>Ignite</sup>

Thank You to the entire OS Community!  
This could not be built without your contributions

We need your input:  
What do you need to succeed?

**Video Tutorials** - <https://efabless.com/getting-started>

**Join Our Slack Community** - <https://open-source-silicon.dev/>

**Contact Us** - [shuttle@efabless.com](mailto:shuttle@efabless.com)

**Visit Us** - [www.efabless.com](http://www.efabless.com)

