zer|o|

Zero ASIC

Removing the barrier to custom silicon

Lessons learned from using SiliconCompiler in advanced node tapeouts

Open Source Birds-Of-Feather, DAC 2023 Presented by Andreas Olofsson andreas@zeroasic.com SiliconCompiler is an open source cloud native build system that automates reproducible compilation from source code to silicon.

"MAKE for silicon"

DEMO TIME!

\$ pip install --upgrade siliconcompiler

\$ sc -target asic demo -remote

You won't get it until you try it...

https://github.com/siliconcompiler

Under The Hood: Surelog, Yosy, Openroad, Klayout, sky130, Slurm (+lots of Python



Fmax: 219.197MHz

Designer view of SiliconCompiler

2		
3	import siliconcompiler	<pre># import python package</pre>
4		
5	<pre>def main():</pre>	
6	<pre>chip = siliconcompiler.Chip('heartbeat')</pre>	<pre># create chip object</pre>
7	<pre>chip.input('heartbeat.v')</pre>	<pre># define list of source files</pre>
8	<pre>chip.input('heartbeat.sdc')</pre>	<pre># set constraints file</pre>
9	<pre>chip.load_target("freepdk45_demo")</pre>	<pre># load predefined target</pre>
10	chip.run()	<pre># run compilation</pre>
11	chip.summary()	<pre># print results summary</pre>
12	chip.show()	<pre># show layout file</pre>

- Relies on a standard schema that can describe any chip design flow
- Permissive open source: (<u>https://github.com/siliconcompiler</u>)
- Extensively documented (<u>https://docs.siliconcompiler.com/en/latest/</u>)

3 Tapeouts in 8 Weeks (Sept-Oct 2022)







	GOTLAND	MAUI	KODIAK	
TYPE	CPU	FPGA	MEMORY	
SIZE	2 x 2 mm	2 x 2 mm	2 x 2 mm	
ORIGIN	UCB - ROCKET	ZA	ZA	
METRIC	Quad Core RV64GC CPU	-	3MB	
DESIGNERS	2	2	2	
WALL TIME	< 8 weeks	< 8 weeks	< 8 weeks	
RUN TIME	< 24hrs	< 24hrs	< 24hrs	

Our Agile Chip Design Team (Sept 2022)

	Andreas Olofsson	Dr. Steven Herbst	Dr. Peter Grossman	Benazeer Noorani	Wenting Zhang	Noah Moroze	William Ransohoff
erience	27	13	13	15	3	3	9
;	"The Architect"	"The Analyst"	"Tall thin designer"	"The Expert"	"Tall thin designer"	"Full stack"	"Full stack"
ре	Architecture, design infrastructure	Emulation, verification, software	FPGA	Implementation, floorplanning, signoff	CPU	Reference flows, SC	Cloud, SC

Agile chip design is fundamentally different from traditional waterfall chip design and requires different people and tools.

Exp

Rol

Sco

Playing Silicon Compiler Tapeout Bingo

	EDA-A	EDA-B	EDA-C	FOSS
INTEL16	2	0	2	1
GF12LP	0	4	3	0
SKY130	0	0	0	1

Free (as in Free Beer) Compilation

- No money barrier (free)
- No registration barrier
- No time barrier
-459 compilations in first week
- \$ pip install --upgrade siliconcompiler
- \$ sc -target asic demo -remote



Andreas Olofsson • You CEO at Zero ASIC 1w • ©

One small step closer to designing chips from the beach...

I have a small favor to ask! We have upgraded SiliconCompiler and we I ... see more



...

Testimonials Athanasic Attra 1w (edited) ···· Rahul B. • 2nd PhD Studen Senior Engineer at Tenstorrent | Teaching VLSI at quicksilicon.in A 128-bit / Tried the verilog solution for the following problem and it worked like Omkar Padaki • 1st 1w *** Great initia a charm! MS-CE @ Texas A&M University | SiFive https://quicksilicon.in/course/rtl-design/module/fifo-flush Peer Schmitt • 1st Worked flawlessly on my design ! ADICSYS is the Avant-Garde of technology node indepent FPGAs. PS: Tested it on MacOS Success from ubuntu 18_04 inside virtualbox 1w ••• a a ir ir ir ir ili ir ir Like · 🖰 16 Reply · 5 Replies **2** 4 Reply Like · Reply Like SAYED MAHAMUD • 1st Custom Layout Design | IC Mask Design | Ser Ryan (1w ••• Anil Celebi, PhD • 1st Securit Wow, that's impressive! Associate Professor at Kocaeli University, Managing Partner at KuanTek Reply 1w ••• 7h ••• Steve Hoover (He/Him) • 1st Prashant Pandey (He/Him) • 2nd irst ASIC flow i have ever tried si Founder of Redwood EDA Student at Indian Institute of Technology, Guwahati S. 👋 Good timing on this announcement. We're just wrapping up a Implemented an N-bit Kogge-Stone adder in Verilog and performed its workshop on CPU design for FPGAs now ASIC flow for N = 64. It worked like a charm! (https://makerchip.com/sandbox?tabs=Courses), and students were able to also implement their designs for ASIC! Here's a RISC-V CPU: Thanks Zero ASIC! ...see more Like · CO 11 Reply · 1 Reply

zer|o|

Tracking Open Source Goodness (300+ and counting)

\leftrightarrow \rightarrow C $$ github.com	n/aolofsson/awesome-opensource-hardware				G @ < ☆ 🛛 💧 :	
Search or ju	Imp to / Pull req	uests Issues Codespaces Marketpla	ce Explore		₽ + • 6 ••	
🛱 aolofsson / av	wesome-opensource-hard		🕅 🏹 Pin	Unwatch 43 -	★ Starred 1.2k -	
<> Code 💿 Issu	ues 1 ເງິ Pull requests 🕞 Ad	tions 🗄 Projects 🖽 Wiki 🕕 Se	ecurity 🗠 Insights 🐯 Settings			
<u>°</u> ₽ r	main 🗸 🐉 1 branch 💿 0 tags		Go to file Add file - <> Code	About	鐐	
1	aolofsson Adding FPGA placers		1ddb4fa on Mar 2 😗 66 commi	List of awesome open source tools, generators, and reusabl	hardware le designs	
	repos	Adding ability to clone all repos	10 months ago			
۵	.gitignore	Adding clone all repos script	10 months aç	MIT license		
D	LICENSE	Adding clone all repos script	10 months ag	0 ⊙ 43 watching		
D	README.md	Adding FPGA placers	last mon	th 😵 78 forks		
Ľ	clone.py	Adding clone all repos script	10 months ag	0		
E	README.md		4	Releases No releases published Create a new release	1	
a	awesome-openso	ource-hardware				
A	curated list of awesome open sour	Packages No packages published Publish your first package				
	Categorized	Publish your hist package				
	Requirements	Contributoro				
	 link should be to source cod 	Contributors 17				
	 open source projects only 	🕲 😜 🎯 🐏 🚯	۹ 😥			
	 working projects only (not W 	/IP/rusty)				

https://github.com/aolofsson/awesome-opensource-hardware

>>

Autotuning Experiment With Azure

- SC captures metrics
- Google Vizier used for hyperparameter tuning
- SLURM used for scheduling
- 16 experiments per iteration
- 1 experiment per server
- ~8 Hr run time
- Very promising results!



N = total #experiments, Parameters : Density, syn strategy, place density

zer|o|

Metrics, Metrics, Metrics,

ibex dashboard

Metrics Manifest File Preview Design Preview

Flowgraph



Data Metrics

	import0	syn0	floorplan0	physyn0	place0	cts0	route0	dfm0	export0	export1
errors	0	0	0	0	0	0	0	0	0	0
warnings	37	9	43	31	31	698	1039	1032	1	31
drvs	None	None	9679	9679	46	110	115	0	None	6
unconstrained	None	None	6	6	6	6	6	6	None	6
cellarea (um^2)	None	2166.967	2125.550	2125.550	2340.370	2442.350	2442.350	2442.350	None	2442.350
otalarea (um^2)	None	None	21661.100	21661.100	21661.100	21661.100	21661.100	21661.100	None	21661.100
tilization (%)	None	None	9.813	9.813	10.805	11.275	11.275	11.275	None	11.275
eakpower (mw)	None	None	17.143	17.143	20.701	21.870	21.526	18.680	None	21.984
eakagepower (mw)	None	None	0.002	0.002	0.002	0.003	0.003	0.003	None	0.003
oldpaths	None	None	1650	1650	1650	1650	1653	1650	None	1681

default

Node Information

	import0		import0	files
errors	0	endtime	2023-07-06 09:10:02	> outputs
warnings	37	scversion	0.12.3	> slpp_all > inputs
memory (B)	429.895M	starttime	2023-07-06 09:09:53	> reports
exetime	08.449	task	parse	import.log
				import.error

sc-dashboard -cfg build/ibex/job0_asap7_demo/ibex.pkg.json

~

Transpose

SiliconCompiler State of the Union

- Used in production environment every day at ZA
- New commits almost every day
- Funding secured to continue development for next three years
- Countless improvements in flight:
 - Package management
 - Dashboard
 - Support for new nodes
 - Zero install installation
 - FPGA compilation
- What else should we work on??

Thank you!