

Circuitops GenAl Infrastructure Rongjian Liang, Anthony Agnesina, Geraldo Pradipta, Vidya Chhabria*, Haoxing Ren

*Vidya is from Arizona State University, and all other authors are from Nvidia

Rongjian Liang, Nvidia

AutoDMP Macro Placement Anthony Agnesina, Puranjay Rajvanshi, Tian Brucek Khailany, Haoxing Ren

Yang, Geraldo Pradipta, Austin Jiao, Ben Keller,





Agenda Conclusions

CircuitOps: GenAl infrastructure for VLSI netlist opt.

AutoDMP: Automated macro placement



2 **() NVIDIA**



VLSI netlist optimization tasks (e.g., buffering and sizing): generating optimized netlists from unoptimized netlist

CircuitOps

Motivations: barriers between GenAl and VLSI netlist Optimization

 Al-unfriendly data structures and interfaces of EDA tools, hindering high volumes of data queries, transfer and processing

 Steep learning curve of EDA knowledge and tools for AI experts

 Lack of shared IR (intermediate representation), hindering data reuse across projects



Barriers: Challenges in **data query**, transfer, processing and sharing for VLSI netlist opt. tasks



Generative AI techniques:

Data is the new oil for GenAI





VLSI netlist optimization tasks (e.g., buffering and sizing): generating optimized netlists from unoptimized netlist

CircuitOps

Contributions: bridging GenAl to VLSI netlist optimization

- Flexible and AI-friendly shared IR
- Tool-agnostic IR generation
- Customizable dataset generation
- Inference with gRPC-based data transfer



Bridge: An infrastructure to facilitate data query, transfer, processing and sharing for VLSI netlist opt.



Generative AI techniques:

Data is the new oil for GenAI





Dataset Generation for Sizing and Buffering

Sample 260K buffer trees and 200K timing paths and on a circuit with ~2.3M cells



gRPC-Based Data Transfer for Buffering Inference

CPU server <-> GPU server

Experimental Results

• Throughput: 75K nets/sec. Send one net = 5us, Receive one net = 8us





CircuitOps Open-Source (In Progress) NVlabs/CircuitOps (github.com)

- Done:
 - OpenROAD tcl APIs based IR generation
 - Buffer tree sampling for a few open-sourced circuits
 - gRPC-based data transfer
- Todo:
 - More designs and platforms
 - Gate sizing dataset generation scripts
 - OpenROAD C++ APIs for IR generation
 - Code cleaning and documentation



- Macro placement is essential for Power-Performance-Area (PPA)
- Mixed-size analytical is SOTA macro placement
 - place macros and standard cells concurrently
 - Limited Design Space Exploration with commercial tools
- DREAMPlace is a superfast mixed-size analytical placer
 - Accelerate ePlace/RePlace with GPUs/PyTorch

 - High influence of parameter settings on optimization quality

• AutoDMP \rightarrow generate quickly various high-quality macro placements



• Treats macros & standard cells similarly \rightarrow macro legalization issues

 Enhance DREAMPlace: fix legalization issues & expand the design space Tune DREAMPlace settings with Multi-Objective Bayesian Optimization





Weigh the smooth half-perimeter wirelength (HPWL) of nets

- Improve correlation with RSMT during global placement
- Based on pin count (RISA)

Greedy macro-orientation refinement during detailed placement

- RUDY + Macros + Gaussian filter
 - Congestion score = average of top-10% most congested bins

Miscellaneous fixes

Anthony Agnesina, Puranjay Rajvanshi, Tian Yang, Geraldo Pradipta, Austin Jiao, Ben Keller, Brucek Khailany, and Haoxing Ren, "AutoDMP: Automated **DREAMPlace-based Macro Placement**", International Symposium on Physical Design (ISPD)

DREAMPlace Extensions

$$WL(\mathbf{z}) = \sum_{e \in E} w(|e|)WL(e; \mathbf{z})$$









Parameter Space and Multi-Objective Bayesian Optimization

Base DREAMPlace parameters

- **Optimization-related**
- Density target
- Initial macro/cell locations \rightarrow placement diversity
- Macro halos \rightarrow fix legalization issues
- Large parameters effects

Doromotor	Sourch Danca	$\widehat{c_{v}}(\%)$		Divg.
Parameter Search Kang		RSMT	Cong.	Rate
*horiz. initial position	[0.2, 0.8] (%)	2.2	0.9	0.0
*vert. initial position	[0.2, 0.8] (%)	2.0	1.1	0.0
*horiz. macro halo	technology dep.	1.8	1.3	0.0
*vert. macro halo	technology dep.	1.7	1.2	0.0
target density d _{target}	$[a_{\text{util}} - 0.2, a_{\text{util}}]$ (%)	-	-	-
density weight	$[1e^{-6}, 1.0]$	<mark>3.1</mark>	1.7	0.0
smooth HPWL model	{LSE, WA}	0.7	1.1	0.0
smooth HPWL initial γ_0	[0.10, 0.50]	5.1	1.9	0.0
GD initial LR lr ₀	$[1e^{-4}, 1e^{-2}]$	1.4	1.0	0.0
GD LR decay	[0.99, 1.0]	6.7	2.3	53.2
GD optimizer	[Adam, Nesterov]	1.2	0.8	54.2
# horiz. global bins	{256, 512, 1024, 2048}	1.3	0.9	0.0
# vert. global bins	{256, 512, 1024, 2048}	3.1	1.3	21.1
λ update lower coeff. L	[0.90, 0.99]	4.2	1.9	0.0
λ update upper coeff. U	[1.01, 1.15]	27.0	7.5	1.8
λ update Δ HPWL _{REF}	$[1.5e^5, 5.5e^5]$	2.3	1.2	0.0

 Search for multiple competing objectives: •RSMT, density, congestion



- •True multi-objective: Pareto-front modeling of PPA trade-offs
 - •Tree-structured Parzen Estimator (MOTPE) for kernel density estimation of good/bad samples



Computationally Expensive Optimization Problems





External validation by UCSD on GF12



Tilos results

	Area	rWL	Power	WNS	TNS
	(μm^2)	(mm)	(<i>mW</i>)	(ps)	(<i>ns</i>)
	0.138	1.000	1.000	-0.145	-123.4
	0.139	0.865	0.990	-0.159	-142.3
e	0.140	1.042	1.015	-0.168	-197.4
	0.139	0.925	0.995	-0.155	-178.0
P	0.137	0.885	0.985	-0.130	-90.5
l	0.137	1.064	0.981	-0.139	-106.6
	0.179	1.000	1.000	0.001	0.000
	0.178	0.593	0.918	0.001	0.000
e	0.178	0.798	0.959	0.000	0.000
	0.178	0.731	0.944	0.000	0.000
P	0.178	0.587	0.917	0.000	0.000
l	0.178	0.642	0.928	0.000	0.000
	0.410	1.000	1.000	-0.195	-1849.4
	0.405	0.821	0.895	-0.197	-1961.3
	0.412	0.991	1.000	-0.187	-2442.7
P	0.402	0.843	0.895	-0.213	-1015.7
Į.	0.406	0.888	0.920	-0.149	-1766.5

Cheng, C.K., Kahng, A.B., Kundu, S., Wang, Y. and Wang, Z., 2023. Assessment of Reinforcement Learning for Macro Placement. arXiv preprint arXiv:2302.11014.



- Open-Source: <u>NVlabs/CircuitOps (github.com)</u>
- Open-Source: <u>NVlabs/AutoDMP (github.com)</u>

Conclusions

CircuitOps: A GenAl infrastructure for VLSI netlist optimization

AutoDMP: Automated DREAMPlace-based macro placement





